

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/658,732	09/11/2000	Makoto Inai	P/1071-1118	4527
54066	7590 05/05/2006		EXAM	INER
51000	ANUFACTURING CO	RICHARDS, N DREW		
C/O KEATING & BENNETT, LLP			ART UNIT	PAPER NUMBER
8180 GREENS SUITE 850	8180 GREENSBORO DRIVE SUITE 850			
MCLEAN, VA 22102			DATE MAILED: 05/05/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)		
	09/658,732	INAI ET AL.		
Office Action Summary	Examiner	Art Unit		
	N. Drew Richards	2815		
The MAILING DATE of this communicatio	n appears on the cover sheet w	ith the correspondence address		
Period for Reply	EDITION OF TO EVEIDE 21	MONTH(S) OR THIRTY (30) DAYS		
A SHORTENED STATUTORY PERIOD FOR R WHICHEVER IS LONGER, FROM THE MAILIN - Extensions of time may be available under the provisions of 37 C after SIX (6) MONTHS from the mailing date of this communicati - If NO period for reply is specified above, the maximum statutory - Failure to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	IG DATE OF THIS COMINIONI FR 1.136(a). In no event, however, may a on. period will apply and will expire SIX (6) MO ctatute, cause the application to become A	reply be timely filed NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).		
Status				
1) Responsive to communication(s) filed on	24 January 2006.			
2a) ☐ This action is FINAL . 2b) ⊠	This action is non-final.			
3) Since this application is in condition for allowance except for formal matters, prosecution as to the ments is				
closed in accordance with the practice up	nder <i>Ex parte</i> Q <i>uayle</i> , 1935 C.	D. 11, 453 O.G. 213.		
Disposition of Claims				
4)⊠ Claim(s) <u>1-10 and 12-15</u> is/are pending i	n the application.			
4a) Of the above claim(s) is/are w	thdrawn from consideration.	•		
5) Claim(s) is/are allowed.				
6)⊠ Claim(s) <u>1,4,8,9 and 15</u> is/are rejected.				
7) Claim(s) 2-10 and 12-14 is/are objected	to.			
8) Claim(s) are subject to restriction	and/or election requirement.	•		
Application Papers				
9) ☐ The specification is objected to by the Ex 10) ☑ The drawing(s) filed on 11 September 20 Applicant may not request that any objection Replacement drawing sheet(s) including the 11) ☐ The oath or declaration is objected to by	<u>000</u> is/are: a)⊠ accepted or b to the drawing(s) be held in abey correction is required if the drawi	rance. See 37 CFR 1.85(a). ng(s) is objected to. See 37 CFR 1.121(d).		
Priority under 35 U.S.C. § 119				
a) Acknowledgment is made of a claim for a) All b) Some * c) None of: 1. Certified copies of the priority doc 2. Certified copies of the priority doc 3. Copies of the certified copies of the application from the International * See the attached detailed Office action for	suments have been received. suments have been received in the priority documents have be Bureau (PCT Rule 17.2(a)).	n Application No en received in this National Stage		
Awash-cont/s\				
Attachment(s) 1) Notice of References Cited (PTO-892)	/ _	w Summary (PTO-413)		
Notice of Profits Patent Drawing Review (PTO-3) Information Disclosure Statement(s) (PTO-1449 or PTO-1449).	⁽³⁻⁰⁾	No(s)/Mail Date of Informal Patent Application (PTO-152)		

Page 2

Application/Control Number: 09/658,732

Art Unit: 2815

DETAILED ACTION

1. A decision from the Board of Patent Appeals and Interferences dated 1/24/2006 reversed all the previous rejections applied against the claims in this application. Thus, those rejections are withdrawn. However, upon further review, new rejections are applied as follows.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1, 4, 8, 9 and 15 are rejected under 35 U.S.C. 102(b) as being anticipated by Enoki et al. ("Delay Time Analysis for 0.4- to 5-micron-Gate InAlAs-InGaAs HEMT's"), previously cited.

Enoki et al. discloses in figure 1 (reproduced below), a field-effect semiconductor device comprising:

- a channel layer (i-InGaAs)
- a contact layer (n⁺-InGaAs)
- a semiconductor structure (four layer structure of i-InAlAs/n⁺-InAlAs/i-InAlAs/n⁺-InAlAs/i-InAlAs/n⁺-InAlAs) having an electron-affinity different from those of the channel layer and the contact layer (electron-affinity is a property of the material and the InAlAs based layers inherently have a different electron affinity than the InGaAs based


Art Unit: 2815

layers of Enoki) and formed between the channel layer and the contact layer, the semiconductor structure having a first junction face between the semiconductor structure and the channel layer and a second junction face between the semiconductor structure and the contact layer;

- an ohmic electrode (Ohmic AuGe/Ni) formed on the contact layer
- a Schottky electrode (gate Ti/Au) formed on the semiconductor structure
- wherein both of the first and second junction faces are iso-type heterojunctions (since the junctions are both between dissimilar materials, specifically InGaAs and InAlAs, they are heterojunctions; since the first junction face is between two intrinsic layers and the second junction face is between two n-doped materials they are both iso-type, see applicant's specification page 4 lines 9-10 which teaches that heterojunctions other than aniso-type heterojunctions are called isotype heterojunctions)
- the semiconductor structure is composed of a single material (InAlAs) and includes at least two semiconductor layers (in this case four semiconductor layers are included, which reads on "at least two").

Below is a reproduction of figure 1 of Enoki with labels added by the examiner to more clearly show which layers of Enoki are interpreted as reading on the layers of the claims.

Art Unit: 2815



With regard to claims 4, 8 and 9, they are anticipated when they are taken to depend from claim 1, as follows.

With regard to claim 4, the electron-affinity of the semiconductor structure is smaller than those of the channel layer and the contact layer (the electron affinity is a property of the material and it is known that the electron affinity of the InAlAs layers of Enoki will be smaller than that of the InGaAs layers of Enoki).

With regard to claim 8, the channel layer is composed of InGaAs.

With regard to claim 9, the electron-affinity of the semiconductor structure is smaller than those of the channel layer and the contact layer (the electron affinity is a property of the material and it is known that the electron affinity of the InAlAs layers of Enoki will be smaller than that of the InGaAs layers of Enoki).

With regard to claim 15, Enoki discloses:

Page 5

Application/Control Number: 09/658,732

Art Unit: 2815

- a channel layer (i-InGaAs)
- a contact layer (n⁺-InGaAs)
- a semiconductor structure (four layer structure of i-InAlAs/n⁺-InAlAs/i-InAlAs/n⁺-InAlAs/i-InAlAs/n⁺-InAlAs) having an electron-affinity different from those of the channel layer and the contact layer (electron-affinity is a property of the material and the InAlAs based layers inherently have a different electron affinity than the InGaAs based layers of Enoki) having at least two layers;
- an ohmic electrode (Ohmic AuGe/Ni) formed on the contact layer
- a Schottky electrode (gate Ti/Au) formed on the semiconductor structure
- wherein the semiconductor structure is formed between the channel layer and the contact layer, and wherein a junction formed between the layers is an isotype heterojunction (since the junctions are both between dissimilar materials, specifically InGaAs and InAlAs, they are heterojunctions; since the first junction face is between two intrinsic layers and the second junction face is between two n-doped materials they are both iso-type, see applicant's specification page 4 lines 9-10 which teaches that heterojunctions other than aniso-type heterojunctions are called iso-type heterojunctions).

Allowable Subject Matter

4. Claims 2, 3, 4 (when depending from claim 2), 5, 6 (when depending from claims 1 or 2), 7, 8 (when depending from claims 2 or 3), 9 (when depending from claims 2 or

Art Unit: 2815

- 3), 10 (when depending from claims 1 or 2 or 3) and 12-14 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 5. The following is an examiner's statement of reasons for allowance: The prior art of record fails to teach, disclose, or suggest, either alone or in combination, the invention recited in claims 6 or 10 wherein the semiconductor structure is composed of AlGaAs, or the invention recited in claim 13 wherein the channel layer and the semiconductor structure at the first junction face are each formed of doped layers.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to N. Drew Richards whose telephone number is (571) 272-1736. The examiner can normally be reached on Monday-Friday 9:00-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ken Parker can be reached on (571) 272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

N. Drew Richards

AU 2815

Aghlutur 2800